



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/666,892	09/17/2003	Hong-Yi Hubert Chen	MP0393	9088

26703 7590 03/27/2006
HARNES, DICKEY & PIERCE P.L.C.
5445 CORPORATE DRIVE
SUITE 400
TROY, MI 48098

EXAMINER

PATEL, HETUL B

ART UNIT PAPER NUMBER

2186

DATE MAILED: 03/27/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

E

Office Action Summary	Application No. 10/666,892	Applicant(s) CHEN ET AL.	
	Examiner Hetul Patel	Art Unit 2186	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 03 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on 25 January 2006.
- 2a) This action is **FINAL**.
- 2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 1-26 and 51-85 is/are pending in the application.
 - 4a) Of the above claim(s) 27-50 is/are withdrawn from consideration.
- 5) Claim(s) _____ is/are allowed.
- 6) Claim(s) 1-26 and 51-85 is/are rejected.
- 7) Claim(s) _____ is/are objected to.
- 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 - a) All b) Some * c) None of:
 - 1. Certified copies of the priority documents have been received.
 - 2. Certified copies of the priority documents have been received in Application No. _____.
 - 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) Notice of References Cited (PTO-892)
- 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date 09/17/2003.
- 4) Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____
- 5) Notice of Informal Patent Application (PTO-152)
- 6) Other: _____

DETAILED ACTION

1. This Office Action is in response to the communication filed on January 25, 2006. Applicant elected Group I, claims 1-26 and 51-85 without traverse. Therefore, claims 27-50 are withdrawn from consideration.
2. The IDS filed on 09/17/2003 has been received and carefully considered.

Double Patenting

The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. See *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and, *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent is shown to be commonly owned with this application. See 37 CFR 1.130(b).

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

3. Claims 1, 11-14, 24-26, 51, 61, 64, 74, 78 and 80 are provisionally rejected under the judicially created doctrine of double patenting over claims 1 and 5-7 of copending Application No. 10/627,269. This is a provisional double patenting rejection since the conflicting claims have not yet been patented.

The subject matter claimed in the instant application is fully disclosed in the referenced copending application and would be covered by any patent granted on that

Art Unit: 2186

copending application since the referenced copending application and the instant application are claiming common subject matter, as follows:

10/666,892	10/627,269
Claims 1, 14, 51, 61, 64, 74, 78, 80	Claim 1
Claim 11, 24	Claim 5
Claim 12, 25	Claim 6
Claim 13, 26	Claim 7

Furthermore, there is no apparent reason why applicant would be prevented from presenting claims corresponding to those of the instant application in the other copending application. See *In re Schneller*, 397 F.2d 350, 158 USPQ 210 (CCPA 1968). See also MPEP § 804.

This is a provisional obviousness-type double patenting rejection.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

4. Claims 1-11, 14-24, 57-58 and 60-85 are rejected under 35 U.S.C. 102(b) as being anticipated by Jaggar (USPN: 5,701,493).

As per claim 1, Jaggar teaches a register file for a data processing system comprising a memory unit (i.e. the stack memory area) having a plurality of memory locations, each memory location being addressable by an encoded address (i.e. the combination of register address and the mode bits, 17 in Figs. 1 and 8), wherein the encoded address corresponds to at least one register (i.e. registers R0-R13 in Figs. 1 and 8) and processor mode (i.e. a user mode and system mode); input ports (i.e. the input from the read buffer 8 and the input from the internal bus 4 in Figs. 1 and 8) to receive inputs for addressing at least one of the memory locations using an encoded address; and output ports (i.e. the output to write buffer 10 and the output to the internal bus 4 in Figs. 1 and 8) to output data from at least one of the memory locations addressable by an encoded address (e.g. see the abstract and Figs. 1 and 8).

As per claim 2, Jaggar teaches the claimed invention as described above and furthermore, Jaggar teaches that a plurality of registers (i.e. registers R0-R13 in Figs. 1 and 8) correspond to the plurality of memory locations of the memory unit, i.e. each register corresponds to one or more memory locations depending on the processor mode (e.g. see the abstract).

As per claim 3, Jaggar teaches the claimed invention as described above and furthermore, Jaggar teaches that each register (i.e. registers R0-R13 in Figs. 1 and 8) is addressable by a corresponding encoded address (i.e. the combination of register address and the mode bits, 17 in Figs. 1 and 8) (e.g. see the abstract and Figs. 1 and 8).

As per claim 4, Jaggar teaches the claimed invention as described above and furthermore, Jaggar teaches that at least two registers are capable of being accessed in different processor modes using the same encoded address, i.e. the system mode re-uses the same set of registers as the user mode (e.g. see the abstract).

As per claim 5, Jaggar teaches the claimed invention as described above and furthermore, Jaggar teaches that the read and write requests need to be redirected whenever the mode is changed, therefore, the plurality of memory locations of the stack memory are discontinuous (e.g. see Col. 6, lines 51-61).

As per claim 6, Jaggar teaches the claimed invention as described above and furthermore, Jaggar teaches that a bit width of the plurality of memory locations (i.e. the stackable memory area) is scalable to any arbitrary bit width size (e.g. see Col. 6, lines 51-61).

As per claim 7, Jaggar teaches the claimed invention as described above and furthermore, Jaggar teaches that inputs (i.e. the input from the read buffer 8 and the input from the internal bus 4 in Figs. 1 and 8) are received associated with at least one register (i.e. "reg add" in Fig. 8) and processor mode (i.e. "mode bits" in Fig. 8), and wherein at least one of the outputs (i.e. output in Fig. 8) is data from a register associated with an encoded address (i.e. the combination of register address and the mode bits, 17 in Fig. 8) obtained from the received inputs (e.g. see Fig. 8).

As per claim 8, Jaggar teaches the claimed invention as described above and furthermore, Jaggar teaches that data is outputted from the memory unit (i.e. the

stackable memory area) for at least two instructions, i.e. two different READ requests/instructions (e.g. see claim 15).

As per claim 9, Jaggar teaches the claimed invention as described above and furthermore, Jaggar teaches that inputs (i.e. the input from the read buffer 8 and the input from the internal bus 4 in Figs. 1 and 8) are received associated with at least one register (i.e. "reg add" in Fig. 8) and processor mode (i.e. "mode bits" in Fig. 8), and wherein one of the inputs is data to be written in a register associated with an encoded address (i.e. the combination of register address and the mode bits, 17 in Fig. 8) obtained from the received inputs (e.g. see Fig. 8).

As per claim 10, Jaggar teaches the claimed invention as described above and furthermore, Jaggar teaches that data for at least two retired instructions (i.e. WB 660 in Fig. 6) is to be written in at least two registers (i.e. via bus 426 in Fig. 6) (e.g. see Fig. 6 and paragraphs [0038]-[0040]).

As per claim 11, Jaggar teaches the claimed invention as described above and furthermore, Jaggar teaches that the register file further comprising an address encoder (i.e. the combination of components 12-20 in Fig. 8) to provide an encoded address (i.e. the combination of register address and the mode bits, 17 in Fig. 8) for accessing one of the plurality of registers (i.e. R0-R15 in Fig. 8) (e.g. see Fig. 8).

As per claims 51, 61, 64, 74, 78 and 80, see argument with respect to the rejection of claim 1. Claims 51, 61, 64, 74, 78 and 80 are also rejected based on the same rationale as the rejection of claim 1.

Art Unit: 2186

As per claims 14-24, see arguments with respect to the rejection of claims 1-11, respectively. Claims 14-24 are also rejected based on the same rationale as the rejection of claims 1-11, respectively.

As per claims 52-56, see arguments with respect to the rejection of claims 2-6, respectively. Claims 52-56 are also rejected based on the same rationale as the rejection of claims 2-6, respectively.

As per claim 57, Jaggar teaches the claimed invention as described above and furthermore, Jaggar teaches that each address encoder (i.e. the combination of components 12-20 in Fig. 8) includes input ports (i.e. the input from the read buffer 8 and the input from the internal bus 4 in Figs. 1 and 8) to receive inputs associated with at least one register (i.e. "reg add" in Fig. 8) and processor mode (i.e. "mode bits" in Fig. 8) in providing a corresponding encoded address (e.g. see Fig. 8).

As per claim 58, Jaggar teaches the claimed invention as described above and furthermore, Jaggar teaches that each address encoder (i.e. the combination of components 12-20 in Fig. 8) includes logic circuitry (i.e. the instruction decoder, 14 in Fig. 8) to obtain the corresponding encoded address based on the received inputs (e.g. see Fig. 8).

As per claim 60, Jaggar teaches the claimed invention as described above and furthermore, Jaggar teaches that the processor is at least one of an embedded processor and a microprocessor (i.e. 62 in Fig. 8).

Art Unit: 2186

As per claims 62-63 and 67-69, see arguments with respect to the rejection of claims 2-6, respectively. Claims 62-63 and 67-69 are also rejected based on the same rationale as the rejection of claims 2-6, respectively.

As per claims 65-66, see arguments with respect to the rejection of claims 2-3, respectively. Claims 65-66 are also rejected based on the same rationale as the rejection of claims 2-3, respectively.

As per claims 70-73, see arguments with respect to the rejection of claims 57-60, respectively. Claims 70-73 are also rejected based on the same rationale as the rejection of claims 57-60, respectively.

As per claims 75-77 and 79, see arguments with respect to the rejection of claims 8-10 and 8, respectively. Claims 75-77 and 79 are also rejected based on the same rationale as the rejection of claims 8-10 and 8, respectively.

As per claims 81-85, see arguments with respect to the rejection of claims 2-6, respectively. Claims 81-85 are also rejected based on the same rationale as the rejection of claims 2-6, respectively.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Art Unit: 2186

5. Claims 12-13 and 25-26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Jaggar in view of Meier et al. (USPN: 6,363,471) hereinafter, Meier.

As per claims 12 and 13, Jaggar teaches the claimed invention as described above, but failed to teach a latch circuit and a selector as claimed. Meier, however, teaches about using the latch or other clocked storage devices to store the intermediate values for pipelining to the next stage (e.g. see Col. 16, lines 21-35 and Fig. 6).

Accordingly, it would have been obvious to one of ordinary skill in the art at the time of the current invention was made to implement Meier's latch circuit in the register file taught by Jaggar. In doing so, this latch circuit can buffer the data (i.e. the encoded addresses) for pipeline storage in case if the data can be reused. The further limitation of having the selector coupled to the latch and the address encoder is well-known and notorious old in the art at the time of the current invention was made. By using the selector, such as a mux, the encoded address can be selected either from the latch circuit or directly from the address encoder based on a select signal.

As per claims 25-26, see arguments with respect to the rejection of claims 12-13, respectively. Claims 25-26 are also rejected based on the same rationale as the rejection of claims 12-13, respectively.

6. Claims 59 are rejected under 35 U.S.C. 103(a) as being unpatentable over Jaggar in view of Rangan et al. (USPN: 6,766,505) hereinafter, Rangan.

As per claim 59, Jaggar teaches the claimed invention as described above. However, Jaggar does not clearly disclose that the logic circuitry includes at least one of

Art Unit: 2186

a programmable gate array (PGA) or a field programmable gate array (FPGA).

Rangan, on the other hand, teaches that FPGAs are well-known integrated circuits that provide the advantages of fixed integrated circuits with the flexibility of custom

integrated circuits. Such devices allow a user to electrically program standard, off-the-shelf logic elements to meet a user's specific needs (e.g. see Col. 3, lines 40-46).

Accordingly, it would have been obvious to one of ordinary skill in the art at the time of the current invention was made to include FPGA as taught by Rangan in the logic circuitry of Jaggar to achieve the advantages as described above.

Conclusion

7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hetul Patel whose telephone number is 571-272-4184.

The examiner can normally be reached on M-F 8-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt Kim can be reached on 571-272-4182. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2186

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

HBP
HBP



MATTHEW KIM
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100